1. DSpace at My University
  2. Project Reports
  3. Electronics & Communication Engineering
  4. 2017 Batch
  5. 1
Please use this identifier to cite or link to this item: http://localhost:8080/xmlui/handle/1/981
Full metadata record
DC FieldValueLanguage
dc.contributor.authorABHILASH, G-
dc.date.accessioned2017-08-30T09:31:07Z-
dc.date.available2017-08-30T09:31:07Z-
dc.date.issued2017-06-
dc.identifier.citationCADENCE BASED IMPLEMENTATION OF SUCCESSIVE APPROXIMATION-ADC USING 45nm CMOS TECHNOLOGYen_US
dc.identifier.urihttp://localhost:8080/xmlui/handle/1/981-
dc.language.isoenen_US
dc.publisherATMECEen_US
dc.subjectCADENCE BASED IMPLEMENTATION OF SUCCESSIVE APPROXIMATION-ADC USING 45nm CMOS TECHNOLOGYen_US
dc.titleCADENCE BASED IMPLEMENTATION OF SUCCESSIVE APPROXIMATION-ADC USING 45nm CMOS TECHNOLOGYen_US
dc.typeTechnical Reporten_US
Appears in Collections:1

Files in This Item:
File Description SizeFormat 
G2_ABI_SAR ADC report.pdf4.63 MBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.