1. DSpace at My University
  2. Question Papers
  3. Department of Civil Engineering
  4. 5th Semester
  5. Geotechnical engineering - 1
  6. 1
Please use this identifier to cite or link to this item: http://localhost:8080/xmlui/handle/1/6779
Full metadata record
DC FieldValueLanguage
dc.contributor.authorATME-
dc.date.accessioned2026-06-05T08:55:58Z-
dc.date.available2026-06-05T08:55:58Z-
dc.date.issued2026-01-
dc.identifier.urihttp://localhost:8080/xmlui/handle/1/6779-
dc.subjectDigital System Design Using Verilog BEC302 Dec2025-Jan2026en_US
dc.titleDigital System Design Using Verilog BEC302 Dec2025-Jan2026en_US
Appears in Collections:1

Files in This Item:
File Description SizeFormat 
Digital System Design Using Verilog BEC302 Dec2025-Jan2026.pdf67.7 kBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.