<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/">
  <title>DSpace Community:</title>
  <link rel="alternate" href="http://localhost:8080/xmlui/handle/1/1374" />
  <subtitle />
  <id>http://localhost:8080/xmlui/handle/1/1374</id>
  <updated>2026-05-01T15:54:40Z</updated>
  <dc:date>2026-05-01T15:54:40Z</dc:date>
  <entry>
    <title>Digital System Design Using Verilog 15EC663 Jan 2019</title>
    <link rel="alternate" href="http://localhost:8080/xmlui/handle/1/2853" />
    <author>
      <name>ATMECE</name>
    </author>
    <id>http://localhost:8080/xmlui/handle/1/2853</id>
    <updated>2021-02-19T22:13:03Z</updated>
    <published>2019-01-01T00:00:00Z</published>
    <summary type="text">Title: Digital System Design Using Verilog 15EC663 Jan 2019
Authors: ATMECE</summary>
    <dc:date>2019-01-01T00:00:00Z</dc:date>
  </entry>
  <entry>
    <title>Digital System Design Using Verilog 15EC663 June 2018</title>
    <link rel="alternate" href="http://localhost:8080/xmlui/handle/1/2635" />
    <author>
      <name>ATMECE</name>
    </author>
    <id>http://localhost:8080/xmlui/handle/1/2635</id>
    <updated>2021-02-19T22:09:51Z</updated>
    <published>2018-06-01T00:00:00Z</published>
    <summary type="text">Title: Digital System Design Using Verilog 15EC663 June 2018
Authors: ATMECE</summary>
    <dc:date>2018-06-01T00:00:00Z</dc:date>
  </entry>
  <entry>
    <title>Digital System Design Using Verilog 10EC666 June 2018</title>
    <link rel="alternate" href="http://localhost:8080/xmlui/handle/1/2627" />
    <author>
      <name>ATMECE</name>
    </author>
    <id>http://localhost:8080/xmlui/handle/1/2627</id>
    <updated>2021-02-19T22:05:35Z</updated>
    <published>2018-06-01T00:00:00Z</published>
    <summary type="text">Title: Digital System Design Using Verilog 10EC666 June 2018
Authors: ATMECE</summary>
    <dc:date>2018-06-01T00:00:00Z</dc:date>
  </entry>
  <entry>
    <title>Digital System Design using Verilog 10EC666 Dec 2017</title>
    <link rel="alternate" href="http://localhost:8080/xmlui/handle/1/2230" />
    <author>
      <name>ATMECE</name>
    </author>
    <id>http://localhost:8080/xmlui/handle/1/2230</id>
    <updated>2021-02-19T22:02:33Z</updated>
    <published>2017-12-01T00:00:00Z</published>
    <summary type="text">Title: Digital System Design using Verilog 10EC666 Dec 2017
Authors: ATMECE</summary>
    <dc:date>2017-12-01T00:00:00Z</dc:date>
  </entry>
</feed>

